
Applicant(s): Shou Nagao et al.
PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY

DEVICE

Fig. 1A




: First clock signal : Second clock signal CK1 CK2 СКЗ : Third clock signal : Fourth clock signal CK4

Page 1 of 17

SP : Start pulse

Fig. 1B



: First transistor 101 102 : Second transistor 103 : Third transistor 104 : Capacitor

Applicant(s): Shou Nagao et al.
PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY

Page 2 of 17





Fig. 2

Applicant(s): Shou Nagao et al.

PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY

DEVICE

Fig. 3A




CK1 : First clock signal CK2 : Second clock signal CK3 : Third clock signal CK4 : Fourth clock signal SP

: Start pulse LR : Input change signal

: Inverted input change signal RL

Page 3 of 17

Fig. 3B



303 : Third transistor 304 : Capacitor

305 : Fourth transistor 306 : Fifth transistor

310 : Input change circuit

Page 4 of 17

Applicant(s): Shou Nagao et al.
PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY





Fig. 4

Matter No.: 12732-103002 / US5749D1 Page 5 of 17 Applicant(s): Shou Nagao et al. PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY DEVICE



Page 6 of 17

Applicant(s): Shou Nagao et al.

PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY

Fig. 6A




Fig. 6B





Fig. 6C In out



VDD1
VDD1
VSS

Page 7 of 17

Applicant(s): Shou Nagao et al.
PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY

Fig. 7A






Fig. 7B







Fig. 7C





Matter No.: 12732-103002 / US5749D1 Page 8 of 17 Applicant(s): Shou Nagao et al. PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY DEVICE





Fig. 8F

Page 9 of 17

Applicant(s): Shou Nagao et al.
PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY **DEVICE**

Fig. 9A



Applicant(s): Shou Nagao et al.
PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY

DEVICE




Fig. 10A

Fig. 10B

Page 10 of 17

Page 11 of 17

Applicant(s): Shou Nagao et al.
PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY

Fig. 11A




Fig. 11B CK > VDD VDD 1104 1105 SP > 1106 1109 **|**€1107


vss

všs

SR out 1

vรร

Fig. 11C



Matter No.: 12732-103002 / US5749D1 Page 12 of 17 Applicant(s): Shou Nagao et al. PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY DEVICE


Fig. 12

Applicant(s): Shou Nagao et al.

PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY

DEVICE

Fig. 13A




CK1 : First clock signal CK2 : Second clock signal СКЗ : Third clock signal CK4 : Fourth clock signal

Page 13 of 17

SP : Start pulse

Fig. 13B



1301 : First transistor : Second transistor 1302 1303 : Third transistor

1304 : Capacitor

Applicant(s): Shou Nagao et al.
PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY

Page 14 of 17




Fig. 14


Matter No.: 12732-103002 / US5749D1 Page 15 of 17 Applicant(s): Shou Nagao et al. PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY

DEVICE

¥888 ♦111

SP

Matter No.: 12732-103002 / US5749D1 Page 16 of 17 Applicant(s): Shou Nagao et al. PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY DEVICE



Matter No.: 12732-103002 / US5749D1 Page 17 of 17

Applicant(s): Shou Nagao et al.

PULSE OUTPUT CIRCUIT, SHIFT REGISTER, AND DISPLAY

Fig. 17A

